Answer: True


False

1) The values of an an	alog signal flow smoothly from one to the next.	1)
Answer: • True	False	_
2) A sinusoidal wavef	orm is an analog signal.	2) _
Answer: • True	False	
3) Digital data can be information.	processed and transmitted more efficiently and reliably than analog	3) _
Answer: • True	False	
4) The field that comp electro-mechanics.	rises both mechanical and electronic components is known as	4) _
Answer: True	• False	
5) The decimal number	er system uses nine different symbols.	5)
Answer: True	• False	
6) The binary number	system uses just two symbols.	6) _
Answer: • True	False	
7) A waveform that re	peats itself at fixed intervals is called a <i>periodic</i> waveform.	7) _
Answer: • True	False	
8) Digital systems resplow).	oond to voltage levels that change abruptly between two levels (high and	8) _
Answer: • True	False	
9) The amplitude of a levels.	digital waveform is the difference in voltage between the LOW and HIGH	9) _
Answer: • True	False	
0) The clock signal syı	nchronizes the other waveforms in a circuit.	10)
Answer: • True	False	-
1) Clock signals carry	pieces of information such as letters and numbers.	11)
Answer: True	• False	•
2) Serial data is sent a	long a single conductor, one bit at a time.	12)

	14)	When the inputs to	o a 2-input AND gate a	are both HIGH, the output	t is HIGH.	14)
		Answer: • True	False			
	15)	When either input	to a 2-input AND gate	e is LOW, the output is LC	DW.	15)
		Answer: • True	False			
	16)	When either input	to a 2-input OR gate i	s HIGH, the output is HIG	SH.	16)
		Answer: • True	False			
	17)	When both inputs	to a 2-input OR gate a	re both LOW, the output i	s LOW.	17)
		Answer: • True	False			
	18)	When the input to	a logic inverter is HIG	H, the output is LOW.		18)
		Answer: • True	False			
	19)	Encoders and deco	oders perform opposite	conversions.		19)
		Answer: • True	False			
	20)	A multiplexer con	verts parallel data to se	erial data.		20)
		Answer: • True	False			
	21)	A demultiplexer is	s sometimes called a <i>m</i>	UX.		21)
		Answer: True	False			
	22)	A flip-flop is a 1-k	oit storage device.			22)
		Answer: • True	False			
	23)	The DIP package s	style has two parallel ro	ows of through-hole pins.		23)
		Answer: • True	False			
	24)	The PLCC package	e has J-type leads on a	II four edges.		24)
		Answer: • True	False			
	25)	The flat-pack (FP)	IC package style is a s	urface-mount device.		25)
		Answer: • True	False			
	26)	The FPGA is a fixe	ed-function device.			26)
		Answer: True	False			
MUL	.TIPI	LE CHOICE. Choo	se the one alternative	that best completes the s	statement or answers th	e question.
	27)	A circuit that conv	rerts an analog wavefor	m to a digital signal is cor	mmonly called a(n)	27)
	,	·	C			,
		A) DAC Answer: D	B) PLD	C) CAD	D) ADC	

28)	A circuit that converts a	monly called a(n)	28)			
	A) PLD Answer: C	B) CAD	C) DAC	D) ADC		
29)	29) Of the circuits listed, the one that is most likely to be found in a CD player is a(n) A) programmable logic device B) SPLD C) analog-to-digital converter D) digital-to-analog converter Answer: D					
30)	(a) On a negative-going pulse, A) HIGH = 1 and LOW = 0 C) LOW = -1 and HIGH = 1 Answer: B					
31)	On a digital waveform,	the transition time fro	om a LOW level to a HIGI	H level is called	31)	
	A) period Answer: C	B) fall time	C) rise time	D) pulse width		
		Fig	2			
32)	Which edge in Figure 1-A) 1 Answer: A	·1 is the leading edge' B) 2	? C) 3	D) Both 1 and 3	32)	
33)	Which edge in Figure 1-A) 1 Answer: C	-1 is the trailing edge? B) 2	C) 3	D) Both 1 and 3	33)	
34)	The time between transi A) pulse width Answer: A	tion 1 and transition (B) period	3 in Figure 1-1 is the C) amplitude	 D) frequency	34)	
35)	35) On a digital waveform, the transition time from a HIGH level to a LOW level is called					
	A) fall time Answer: A	B) period	C) pulse width	D) rise time		
36)	The time from one leadi A) rise time Answer: C	ng edge on a digital v B) fall time	vaveform to the next is th C) period	e waveform D) pulse width	36)	

37) A periodic digital w		<u>.</u>		37)
A) has both a HIGIC) has a duty cycle		B) repeats itselfD) all of the abo	at a fixed interval ve	
Answer: D				
38) The transition times for an ideal digital pulse are				
•	een 10% to 90% of the aneen 0 and 90% of the am	•		
Answer: D				
39) An oscilloscope disp frequency of this wa A) 25 kHz	•	eriod of a digital wavef	orm is 40 µs. What is	39)
B) 2.5 kHz C) 40 MHz				
•	annot be determined us	sing the information pro	ovided.	
Answer: A				
40) What is the duty cyc	cle of a digital waveforn B) 11.1%	n with a pulse width of C) 10%	10 ms a period of 90 ms? D) 9%	40)
Answer: B				
41) On a positive-going	upulse the leading edge	e is the		41)
A) positive-going C) falling edge		B) negative-goi D) HIGH-to-LO		,
Answer: A				
42) The approximate du	ity cycle for the digital \	waveform below is	·	42)
A) 80%	B) 50%	C) 20%	D) 30%	
Answer: C				
43) On a negative-going	g pulse, the leading edg	e is the		43)
·	A) LOW-to-HIGH transition B) negative-going edge			
C) rising edge Answer: B		D) positive-goii	ig eage	
44) On a positivo logio	nulse the trailing edge	is the		44)
44) On a positive-logic A) positive-going		B) falling edge		
C) rising edge		D) LOW-to-HI	GH transition	
Answer: B				



52)	The symbol in Figure 1-3	(B) represents the	function.		52)
	A) NON	B) XOR	C) OR	D) AND	
	Answer: C				
53)	The symbol in Figure 1-3	(C) represents the	function.		53)
	A) AND	B) OR	C) NOT	D) XOR	
	Answer: C				
54)	The output from an AND				54)
	A) one input is LICH or	•			
	B) one input is HIGH ar C) all inputs are HIGH	id the remaining inputs	s are LOVV		
	D) all inputs are LOW				
	Answer: C				
	7 (113 VV C1 . O				
55)	The output from an AND	gate is LOW			55)
·	A) only when all inputs	•	B) when at least one	input is LOW	,
	C) only when all inputs	are HIGH	D) none of the above)	
	Answer: B				
56)	The output from an OR g				56)
	A) only when all inputs are HIGH		B) when at least one input is HIGH		
	C) only when all inputs	are LOW	D) none of the above		
	Answer: B				
57)	The output from an OR g	ate is LOW			57)
51)	A) only when all inputs are LOW		B) whenever any inp	out is HIGH	
	C) only when all inputs		D) none of the above		
	Answer: A				
58)	Which circuit creates an o	output that indicates wh	nether or not the input	values are equal?	58)
	A) Comparator	B) Encoder	C) Decoder	D) Multiplexer	
	Answer: A				
59)	Which circuit converts in	•		D) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	59)
	A) Comparator	B) Encoder	C) Decoder	D) Multiplexer	
	Answer: B				
۵ ۵۱	60) Which circuit converts coded information into a noncoded form?				
00)	A) Comparator B) Encoder C) Decoder D) Multiplexer				60)
	Answer: C	<i>5</i> , 266 d.e.	o, 2 000 a.c.	D) West proxes	
	, tilovvol. O				
61)	Which circuit converts da	ita from serial form to p	parallel form?		61)
•	A) Demultiplexer	B) Encoder	C) Comparator	D) Multiplexer	•
	Answer: A				

·	Which one of the following is not a binary arithmetic function?			
A) Multiplexing	B) Subtraction	C) Division	D) Addition	
Answer: A				
63) Two kinds of data	selectors are and _	·		63)
A) encoders, deco		B) comparators, reg		
C) multiplexers, Answer: C	demuitiplexers	D) adders, subtract	018	
Allswei. C				
64) Which one of the c	circuits listed is made up of f	lip-flops?		64)
A) A converter	B) A comparator	C) A multiplexer	D) A register	
Answer: D				
	FIFE			
	A SA		-11T	
	(A)	My martine		
	48	(C)		
		(B)		
	Fi	gure 1-4		
	in Figure 1-4(A) is a(n)	 	ר) בח	65)
A) SOIC	B) PLCC	C) LCCC	D) FP	
Answer: A				
66) The package style	in Figure 1-4(B) is a(n)	·		66)
A) SOIC	B) PLCC	C) LCCC	D) FP	
Answer: B				
67) The package style	in Figure 1 $A(C)$ is $a(n)$			67)
A) SOIC	in Figure 1-4(C) is a(n) B) PLCC	C) LCCC	D) FP	07)
Answer: C	_,		- ,	
68) The arrow in the fi	igure below points to pin nu	mber		68)
A) 4	B) 13	C) 12	D) 5	
Answer: D				

69) The arrow in the figure below points to pin				
A) 4	B) 17	C) 16	D) 5	
Answer: B				
70) Which IC package s A) PLCC C) LCCC Answer: C	tyle has no leads?	B) SOIC D) All must have I	eads.	70)
71) Which one of the fo	llowing is not a surface-m	ount IC package?		71)
A) FP	B) SOIC	C) PLCC	D) DIP	, , ,
Answer: D				
•	PLD programming proces B) compilation		D) download	72)
73) The final step in the	PLD programming proces	ss is		73)
•	B) compilation		D) download	
Answer: D				
74) The netlist is generated during the phase of the PLD programming process.				
A) design entry Answer: C	B) compilation	C) synthesis	D) download	
75) Which of the follow	ing is an example of a med	hatronics system?		75)
A) An industrial ro	·	B) A surgical laser		
C) A lanton compi		D) None of the abo		

Answer: A